LDj3SNuD
a5ad1e9a06
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-25 23:20:22 -03:00
..
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
2018-04-25 23:20:22 -03:00
2018-04-18 17:22:45 -03:00
2018-04-18 17:22:45 -03:00
2018-04-18 17:22:45 -03:00
2018-04-18 17:22:45 -03:00
2018-04-18 17:22:45 -03:00
2018-04-18 17:22:45 -03:00
2018-04-18 17:22:45 -03:00
2018-04-18 17:22:45 -03:00
2018-04-18 17:22:45 -03:00
2018-04-18 17:22:45 -03:00
2018-04-18 17:22:45 -03:00
2018-04-18 17:22:45 -03:00
2018-04-19 00:22:12 -03:00
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
2018-04-25 23:20:22 -03:00
2018-04-19 00:22:12 -03:00
2018-04-12 11:52:00 -03:00
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
2018-04-25 23:20:22 -03:00