emu-mirror/yuzu
1
0
Fork 0
mirror of https://github.com/yuzu-mirror/yuzu.git synced 2024-11-17 22:37:34 +01:00
Code Issues Packages Projects Releases Wiki Activity

gl_shader_decompiler: Implement SHR instruction.

Browse Source
This commit is contained in:
bunnei 2018-06-09 00:01:17 -04:00
parent 83517cb53a
commit 5440b9c634
2 changed files with 17 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/video_core/engines/shader_bytecode.h
View File

@ -259,6 +259,10 @@ union Instruction {
} }
} alu; } alu;
union {
BitField<48, 1, u64> is_signed;
} shift;
union { union {
BitField<39, 5, u64> shift_amount; BitField<39, 5, u64> shift_amount;
BitField<48, 1, u64> negate_b; BitField<48, 1, u64> negate_b;

13
src/video_core/renderer_opengl/gl_shader_decompiler.cpp
View File

@ -973,6 +973,19 @@ private:
} }
switch (opcode->GetId()) { switch (opcode->GetId()) {
case OpCode::Id::SHR_C:
case OpCode::Id::SHR_R:
case OpCode::Id::SHR_IMM: {
if (!instr.shift.is_signed) {
// Logical shift right
op_a = "uint(" + op_a + ')';
}
// Cast to int is superfluous for arithmetic shift, it's only for a logical shift
regs.SetRegisterToInteger(instr.gpr0, true, 0, "int(" + op_a + " >> " + op_b + ')',
1, 1);
break;
}
case OpCode::Id::SHL_C: case OpCode::Id::SHL_C:
case OpCode::Id::SHL_R: case OpCode::Id::SHL_R:
case OpCode::Id::SHL_IMM: case OpCode::Id::SHL_IMM: