2015-10-06 16:00:49 +02:00
|
|
|
thumb_func_start ArcTan2
|
2015-10-10 12:12:48 +02:00
|
|
|
ArcTan2: ; 82E7078
|
2015-10-06 16:00:49 +02:00
|
|
|
swi 0xA
|
|
|
|
|
bx lr
|
|
|
|
|
thumb_func_end ArcTan2
|
|
|
|
|
|
|
|
|
|
thumb_func_start BgAffineSet
|
2015-10-10 12:12:48 +02:00
|
|
|
; void BgAffineSet(BgAffineSet_src_data *src, BgAffineSet_dest_data *dest, int entry_count)
|
|
|
|
|
BgAffineSet: ; 82E707C
|
2015-10-06 16:00:49 +02:00
|
|
|
swi 0xE
|
|
|
|
|
bx lr
|
|
|
|
|
thumb_func_end BgAffineSet
|
|
|
|
|
|
|
|
|
|
thumb_func_start CpuFastSet
|
2015-10-10 12:12:48 +02:00
|
|
|
; void CpuFastSet(void *src, void *dest, unsigned int mode)
|
|
|
|
|
CpuFastSet: ; 82E7080
|
2015-10-06 16:00:49 +02:00
|
|
|
swi 0xC
|
|
|
|
|
bx lr
|
|
|
|
|
thumb_func_end CpuFastSet
|
|
|
|
|
|
|
|
|
|
thumb_func_start CpuSet
|
2015-10-10 12:12:48 +02:00
|
|
|
; void CpuSet(void *src, void *dest, unsigned int mode)
|
|
|
|
|
CpuSet: ; 82E7084
|
2015-10-06 16:00:49 +02:00
|
|
|
swi 0xB
|
|
|
|
|
bx lr
|
|
|
|
|
thumb_func_end CpuSet
|
|
|
|
|
|
|
|
|
|
thumb_func_start Div
|
2015-10-10 12:12:48 +02:00
|
|
|
Div: ; 82E7088
|
2015-10-06 16:00:49 +02:00
|
|
|
swi 0x6
|
|
|
|
|
bx lr
|
|
|
|
|
thumb_func_end Div
|
|
|
|
|
|
|
|
|
|
thumb_func_start LZ77UnCompVram
|
2015-10-10 12:12:48 +02:00
|
|
|
; void LZ77UnCompVram(void *src, void *dest)
|
|
|
|
|
LZ77UnCompVram: ; 82E708C
|
2015-10-06 16:00:49 +02:00
|
|
|
swi 0x12
|
|
|
|
|
bx lr
|
|
|
|
|
thumb_func_end LZ77UnCompVram
|
|
|
|
|
|
|
|
|
|
thumb_func_start LZ77UnCompWram
|
2015-10-10 12:12:48 +02:00
|
|
|
; void LZ77UnCompWram(void *src, void *dest)
|
|
|
|
|
LZ77UnCompWram: ; 82E7090
|
2015-10-06 16:00:49 +02:00
|
|
|
swi 0x11
|
|
|
|
|
bx lr
|
|
|
|
|
thumb_func_end LZ77UnCompWram
|
|
|
|
|
|
|
|
|
|
thumb_func_start MultiBoot
|
2015-10-10 12:12:48 +02:00
|
|
|
MultiBoot: ; 82E7094
|
2015-10-06 16:00:49 +02:00
|
|
|
movs r1, 0x1
|
|
|
|
|
swi 0x25
|
|
|
|
|
bx lr
|
|
|
|
|
thumb_func_end MultiBoot
|
|
|
|
|
|
|
|
|
|
thumb_func_start ObjAffineSet
|
2015-10-10 12:12:48 +02:00
|
|
|
ObjAffineSet: ; 82E709C
|
2015-10-06 16:00:49 +02:00
|
|
|
swi 0xF
|
|
|
|
|
bx lr
|
|
|
|
|
thumb_func_end ObjAffineSet
|
|
|
|
|
|
|
|
|
|
thumb_func_start RLUnCompVram
|
2015-10-10 12:12:48 +02:00
|
|
|
RLUnCompVram: ; 82E70A0
|
2015-10-06 16:00:49 +02:00
|
|
|
swi 0x15
|
|
|
|
|
bx lr
|
|
|
|
|
thumb_func_end RLUnCompVram
|
|
|
|
|
|
|
|
|
|
thumb_func_start RLUnCompWram
|
2015-10-10 12:12:48 +02:00
|
|
|
RLUnCompWram: ; 82E70A4
|
2015-10-06 16:00:49 +02:00
|
|
|
swi 0x14
|
|
|
|
|
bx lr
|
|
|
|
|
thumb_func_end RLUnCompWram
|
|
|
|
|
|
|
|
|
|
thumb_func_start RegisterRamReset
|
2015-10-10 12:12:48 +02:00
|
|
|
; void RegisterRamReset(int ResetFlags)
|
|
|
|
|
RegisterRamReset: ; 82E70A8
|
2015-10-06 16:00:49 +02:00
|
|
|
swi 0x1
|
|
|
|
|
bx lr
|
|
|
|
|
thumb_func_end RegisterRamReset
|
|
|
|
|
|
|
|
|
|
thumb_func_start SoftReset
|
2015-10-10 12:12:48 +02:00
|
|
|
; void SoftReset()
|
|
|
|
|
SoftReset: ; 82E70AC
|
2015-10-10 12:41:19 +02:00
|
|
|
ldr r3, =0x04000208
|
2015-10-06 16:00:49 +02:00
|
|
|
movs r2, 0
|
|
|
|
|
strb r2, [r3]
|
2015-10-10 12:41:19 +02:00
|
|
|
ldr r1, =0x03007f00
|
2015-10-06 16:00:49 +02:00
|
|
|
mov sp, r1
|
|
|
|
|
swi 0x1
|
|
|
|
|
swi 0
|
|
|
|
|
.align 2, 0
|
2015-10-10 12:41:19 +02:00
|
|
|
.pool
|
2015-10-06 16:00:49 +02:00
|
|
|
thumb_func_end SoftReset
|
|
|
|
|
|
|
|
|
|
thumb_func_start Sqrt
|
2015-10-10 12:12:48 +02:00
|
|
|
; s16 Sqrt(int)
|
|
|
|
|
Sqrt: ; 82E70C4
|
2015-10-06 16:00:49 +02:00
|
|
|
swi 0x8
|
|
|
|
|
bx lr
|
|
|
|
|
thumb_func_end Sqrt
|
|
|
|
|
|
|
|
|
|
thumb_func_start VBlankIntrWait
|
2015-10-10 12:12:48 +02:00
|
|
|
; void VBlankIntrWait()
|
|
|
|
|
VBlankIntrWait: ; 82E70C8
|
2015-10-06 16:00:49 +02:00
|
|
|
movs r2, 0
|
|
|
|
|
swi 0x5
|
|
|
|
|
bx lr
|
|
|
|
|
thumb_func_end VBlankIntrWait
|
