2016-11-01 16:29:13 +01:00
|
|
|
.include "constants/gba_constants.inc"
|
2016-09-03 08:11:29 +02:00
|
|
|
|
|
|
|
.syntax unified
|
|
|
|
|
|
|
|
.global Start
|
|
|
|
|
|
|
|
.text
|
|
|
|
|
|
|
|
.arm
|
|
|
|
|
|
|
|
Start: @ 8000000
|
2015-11-27 10:33:50 +01:00
|
|
|
b Init
|
|
|
|
|
2016-11-01 16:29:13 +01:00
|
|
|
.include "asm/rom_header.inc"
|
2015-10-05 15:03:59 +02:00
|
|
|
|
2016-09-03 04:51:16 +02:00
|
|
|
@ 80000C0
|
2016-09-03 08:11:29 +02:00
|
|
|
.word 0
|
2015-10-05 15:03:59 +02:00
|
|
|
|
2016-09-03 08:11:29 +02:00
|
|
|
.global GPIOPortData
|
2016-09-03 04:51:16 +02:00
|
|
|
GPIOPortData: @ 80000C4
|
2016-09-03 08:11:29 +02:00
|
|
|
.hword 0
|
2015-10-05 15:03:59 +02:00
|
|
|
|
2016-09-03 08:11:29 +02:00
|
|
|
.global GPIOPortDirection
|
2016-09-03 04:51:16 +02:00
|
|
|
GPIOPortDirection: @ 80000C6
|
2016-09-03 08:11:29 +02:00
|
|
|
.hword 0
|
2015-10-05 15:03:59 +02:00
|
|
|
|
2016-09-03 08:11:29 +02:00
|
|
|
.global GPIOPortReadEnable
|
|
|
|
GPIOPortReadEnable: @ 80000C8
|
|
|
|
.hword 0
|
2015-10-05 15:03:59 +02:00
|
|
|
|
2016-09-04 00:07:51 +02:00
|
|
|
.incbin "baserom.gba", 0xCA, 0x204 - 0xCA
|
2015-10-05 15:03:59 +02:00
|
|
|
|
2016-09-03 08:11:29 +02:00
|
|
|
.arm
|
|
|
|
.align 2, 0
|
|
|
|
.global Init
|
2016-09-03 04:51:16 +02:00
|
|
|
Init: @ 8000204
|
2015-10-05 15:03:59 +02:00
|
|
|
mov r0, PSR_IRQ_MODE
|
|
|
|
msr cpsr_cf, r0
|
|
|
|
ldr sp, sp_irq
|
|
|
|
mov r0, PSR_SYS_MODE
|
|
|
|
msr cpsr_cf, r0
|
|
|
|
ldr sp, sp_sys
|
|
|
|
ldr r1, =INTR_VECTOR
|
2017-02-04 01:44:06 +01:00
|
|
|
adr r0, IntrMain
|
2015-10-05 15:03:59 +02:00
|
|
|
str r0, [r1]
|
2017-02-04 01:44:06 +01:00
|
|
|
ldr r1, =AgbMain + 1
|
2015-10-05 15:03:59 +02:00
|
|
|
mov lr, pc
|
|
|
|
bx r1
|
|
|
|
b Init
|
|
|
|
|
|
|
|
.align 2, 0
|
2016-09-03 08:11:29 +02:00
|
|
|
sp_sys: .word IWRAM_END - 0x1c0
|
|
|
|
sp_irq: .word IWRAM_END - 0x60
|
2015-10-05 15:03:59 +02:00
|
|
|
|
|
|
|
.pool
|
|
|
|
|
2016-09-03 08:11:29 +02:00
|
|
|
.arm
|
|
|
|
.align 2, 0
|
2017-02-04 01:44:06 +01:00
|
|
|
.global IntrMain
|
|
|
|
IntrMain: @ 8000248
|
2015-10-10 19:06:17 +02:00
|
|
|
mov r3, REG_BASE
|
2015-10-05 15:03:59 +02:00
|
|
|
add r3, r3, 0x200
|
2015-10-10 19:06:17 +02:00
|
|
|
ldr r2, [r3, OFFSET_REG_IE - 0x200]
|
|
|
|
ldrh r1, [r3, OFFSET_REG_IME - 0x200]
|
2015-10-05 15:03:59 +02:00
|
|
|
mrs r0, spsr
|
|
|
|
stmdb sp!, {r0-r3,lr}
|
|
|
|
mov r0, 0
|
2015-10-10 19:06:17 +02:00
|
|
|
strh r0, [r3, OFFSET_REG_IME - 0x200]
|
2015-10-05 15:03:59 +02:00
|
|
|
and r1, r2, r2, lsr 16
|
|
|
|
mov r12, 0
|
2015-10-05 15:53:39 +02:00
|
|
|
ands r0, r1, INTR_FLAG_VCOUNT
|
2017-02-04 01:44:06 +01:00
|
|
|
bne IntrMain_FoundIntr
|
2015-10-05 15:03:59 +02:00
|
|
|
add r12, r12, 0x4
|
|
|
|
mov r0, 0x1
|
2015-10-10 19:06:17 +02:00
|
|
|
strh r0, [r3, OFFSET_REG_IME - 0x200]
|
2015-10-05 15:53:39 +02:00
|
|
|
ands r0, r1, INTR_FLAG_SERIAL
|
2017-02-04 01:44:06 +01:00
|
|
|
bne IntrMain_FoundIntr
|
2015-10-05 15:03:59 +02:00
|
|
|
add r12, r12, 0x4
|
2015-10-05 15:53:39 +02:00
|
|
|
ands r0, r1, INTR_FLAG_TIMER3
|
2017-02-04 01:44:06 +01:00
|
|
|
bne IntrMain_FoundIntr
|
2015-10-05 15:03:59 +02:00
|
|
|
add r12, r12, 0x4
|
2015-10-05 15:53:39 +02:00
|
|
|
ands r0, r1, INTR_FLAG_HBLANK
|
2017-02-04 01:44:06 +01:00
|
|
|
bne IntrMain_FoundIntr
|
2015-10-05 15:03:59 +02:00
|
|
|
add r12, r12, 0x4
|
2015-10-05 15:53:39 +02:00
|
|
|
ands r0, r1, INTR_FLAG_VBLANK
|
2017-02-04 01:44:06 +01:00
|
|
|
bne IntrMain_FoundIntr
|
2015-10-05 15:03:59 +02:00
|
|
|
add r12, r12, 0x4
|
2015-10-05 15:53:39 +02:00
|
|
|
ands r0, r1, INTR_FLAG_TIMER0
|
2017-02-04 01:44:06 +01:00
|
|
|
bne IntrMain_FoundIntr
|
2015-10-05 15:03:59 +02:00
|
|
|
add r12, r12, 0x4
|
2015-10-05 15:53:39 +02:00
|
|
|
ands r0, r1, INTR_FLAG_TIMER1
|
2017-02-04 01:44:06 +01:00
|
|
|
bne IntrMain_FoundIntr
|
2015-10-05 15:03:59 +02:00
|
|
|
add r12, r12, 0x4
|
2015-10-05 15:53:39 +02:00
|
|
|
ands r0, r1, INTR_FLAG_TIMER2
|
2017-02-04 01:44:06 +01:00
|
|
|
bne IntrMain_FoundIntr
|
2015-10-05 15:03:59 +02:00
|
|
|
add r12, r12, 0x4
|
2015-10-05 15:53:39 +02:00
|
|
|
ands r0, r1, INTR_FLAG_DMA0
|
2017-02-04 01:44:06 +01:00
|
|
|
bne IntrMain_FoundIntr
|
2015-10-05 15:03:59 +02:00
|
|
|
add r12, r12, 0x4
|
2015-10-05 15:53:39 +02:00
|
|
|
ands r0, r1, INTR_FLAG_DMA1
|
2017-02-04 01:44:06 +01:00
|
|
|
bne IntrMain_FoundIntr
|
2015-10-05 15:03:59 +02:00
|
|
|
add r12, r12, 0x4
|
2015-10-05 15:53:39 +02:00
|
|
|
ands r0, r1, INTR_FLAG_DMA2
|
2017-02-04 01:44:06 +01:00
|
|
|
bne IntrMain_FoundIntr
|
2015-10-05 15:03:59 +02:00
|
|
|
add r12, r12, 0x4
|
2015-10-05 15:53:39 +02:00
|
|
|
ands r0, r1, INTR_FLAG_DMA3
|
2017-02-04 01:44:06 +01:00
|
|
|
bne IntrMain_FoundIntr
|
2015-10-05 15:03:59 +02:00
|
|
|
add r12, r12, 0x4
|
2015-10-05 15:53:39 +02:00
|
|
|
ands r0, r1, INTR_FLAG_KEYPAD
|
2017-02-04 01:44:06 +01:00
|
|
|
bne IntrMain_FoundIntr
|
2015-10-05 15:03:59 +02:00
|
|
|
add r12, r12, 0x4
|
2015-10-05 15:53:39 +02:00
|
|
|
ands r0, r1, INTR_FLAG_GAMEPAK
|
2015-10-10 19:06:17 +02:00
|
|
|
strbne r0, [r3, OFFSET_REG_SOUNDCNT_X - 0x200]
|
2017-02-04 01:44:06 +01:00
|
|
|
bne . @ spin
|
|
|
|
IntrMain_FoundIntr:
|
2015-10-10 19:06:17 +02:00
|
|
|
strh r0, [r3, OFFSET_REG_IF - 0x200]
|
2015-10-05 15:03:59 +02:00
|
|
|
bic r2, r2, r0
|
2016-11-01 19:35:16 +01:00
|
|
|
ldr r0, =gUnknown_03007868
|
2015-10-05 15:03:59 +02:00
|
|
|
ldr r0, [r0]
|
|
|
|
ldrb r0, [r0, 0xA]
|
|
|
|
mov r1, 0x8
|
|
|
|
mov r0, r1, lsl r0
|
2015-10-05 15:53:39 +02:00
|
|
|
orr r0, r0, INTR_FLAG_GAMEPAK
|
|
|
|
orr r1, r0, INTR_FLAG_SERIAL | INTR_FLAG_TIMER3 | INTR_FLAG_VCOUNT | INTR_FLAG_HBLANK
|
2015-10-05 15:03:59 +02:00
|
|
|
and r1, r1, r2
|
2015-10-10 19:06:17 +02:00
|
|
|
strh r1, [r3, OFFSET_REG_IE - 0x200]
|
2015-10-05 15:03:59 +02:00
|
|
|
mrs r3, cpsr
|
2015-10-05 15:53:39 +02:00
|
|
|
bic r3, r3, PSR_I_BIT | PSR_F_BIT | PSR_MODE_MASK
|
|
|
|
orr r3, r3, PSR_SYS_MODE
|
2015-10-05 15:03:59 +02:00
|
|
|
msr cpsr_cf, r3
|
2017-02-15 22:25:21 +01:00
|
|
|
ldr r1, =gIntrTable
|
2015-10-05 15:03:59 +02:00
|
|
|
add r1, r1, r12
|
|
|
|
ldr r0, [r1]
|
|
|
|
stmdb sp!, {lr}
|
2017-02-04 01:44:06 +01:00
|
|
|
adr lr, IntrMain_RetAddr
|
2015-10-05 15:03:59 +02:00
|
|
|
bx r0
|
2017-02-04 01:44:06 +01:00
|
|
|
IntrMain_RetAddr:
|
2015-10-05 15:03:59 +02:00
|
|
|
ldmia sp!, {lr}
|
|
|
|
mrs r3, cpsr
|
2015-10-05 15:53:39 +02:00
|
|
|
bic r3, r3, PSR_I_BIT | PSR_F_BIT | PSR_MODE_MASK
|
|
|
|
orr r3, r3, PSR_I_BIT | PSR_IRQ_MODE
|
2015-10-05 15:03:59 +02:00
|
|
|
msr cpsr_cf, r3
|
|
|
|
ldmia sp!, {r0-r3,lr}
|
2015-10-10 19:06:17 +02:00
|
|
|
strh r2, [r3, OFFSET_REG_IE - 0x200]
|
|
|
|
strh r1, [r3, OFFSET_REG_IME - 0x200]
|
2015-10-05 15:03:59 +02:00
|
|
|
msr spsr_cf, r0
|
|
|
|
bx lr
|
|
|
|
|
|
|
|
.pool
|
|
|
|
|
2016-09-03 08:11:29 +02:00
|
|
|
.align 2, 0 @ Don't pad with nop.
|